## CSE 260M / ESE 260 Intro. To Digital Logic & Computer Design

Bill Siever & Michael Hall

#### This week

- Homework 7A posted due by 11:59pm Monday
- Thursday: Studio
- Next Tuesday: Course & Exam Review

#### **Studio Review**

- Control Signals...
- jal encoding / impact
- riscvsingle.sv


#### Questions

- riscvsingle.sv: How much of the FPGA does it take?
  - It's *NOT* optimized for space or speed!
  - Completed Hw7a model with I/O support takes about 75% of the ~5k LUTs (3970/5280)
  - 16/30 Block RAM (Can be initialized)
  - 0/4 SRAM
  - Running at 6MHz, could be increased to 7MHz as-is
    - ~48MHz possible with other designs / effort

#### Questions

- riscvsingle.sv: How much of the FPGA does it take?
  - 75% is a lot...may not be able to get much more
  - But: It's NOT optimized for space or speed!

# Chapter 7




## Consider Performance (prop delay) of Parts

Consider: add Consider: or


Consider: sw


Consider: 1w



## Simple, Single-Cycle Consider times when adders are working to the consider times when adders are the consideration to the con


Consider times when adders are "working"





## Simple, Single-Cycle Consider times when adders are working to the consider times when adders are the consideration to the con

Consider times when adders are "working"




#### **Architectures**

- Harvard Architecture
  - Fixed program?
  - Not so uncommon: Car, appliances, small electronics
    - Questions: Are single-cycle things used? Yes.
- von Neumann
  - General purpose: Magic of being able to change programs easily
    - Programs (operating sys) can change program: "Computer", tablets, phones, ...


#### von Neumann

- John von Neumann
  - Knew 8 languages
  - "could attend parties until the early hours of the morning and then deliver a lecture at 8:30"
  - Quotes...


## Simple, Single-Cycle RISC-V Computer



## **Multi-Cycle RISC-V Computer**



#### **Process**



#### **Pros/Cons of Multi-Cycle**


- Instructions take only required time: Not constrained by the slowest instruction!
- A little more complex

## Questions: What do you think homework...

 ...hope we don't have to make the confusing state machine...


#### Good news!


#### **Process**





## Already have - it's a Washer.


Hw 3B & 4B

























Multi-Cycle RISC-V Computer



#### **Instruction Times**

- 3-5 clock cycles
  - Some instructions may be faster




### **Next Improvement: Pipelines**

#### Laundry

- Laundry machines
  - Washer takes 30 minutes
  - Dryer takes 1 hour (ugh)
- How long does it take to do 1 load of laundry all the way through?
- What about 2 loads?
- What's the approx. average for 50 loads of laundry?
- What if I'm doing 12 loads of laundry and put something in on load 4 that I really need?

## A Pipeline / Factory

- My career: Develop Medical Equipment
  - Along with....



#### **Customer Order**

- Body style / size
- "Flair" (style and color)
- Body shape


#### **Process**

- 1. Parts prep: read order, put order in bin, put part for order in bin
- 2. Slide bin down line to "assembler".
- 3. Slide down to cleaner
- 4. Slide down to packer
- 5. Move to shipping



Registers: Between stages;
Like the parts bin (hold parts for inst), Each Stage Each Stage Each Stage but parts move, not bins CĻK RD1E WE ReadDataW ALUResultM RD Instruction RD2E RD2 Data Memory Memory WD3 Register WriteDataM PCD PCE RdD RdE RdW ImmExtD ImmExtE Extend PCPlus4D PCPlus4E PCPlus4M PCPlus4W PCTargetE ResultW

Pipeline CPU



#### **Instruction Time**

- Clock = Still controlled by slowest part
  - Average instructions per clock = 1 cycle though!
  - Significant improvement over prior...

### **Next Time**

• Studio!