### CSE 260M / ESE 260 Intro. To Digital Logic & Computer Design

Bill Siever & Michael Hall

## This week

- Hw#4B due Wednesday
  - In-person demo required for full credit!
- Hw#5A posted tonight / due Sunday
  - A little shorter
  - In-person demo likely

### **RISC-V Edition of book! RISC-V in the news...**

### **Studio 4B Review & Ch 5**

## Studio 4B

- Full-Adder: Behavioral variations in simulation
  - iCE40 Mapping
- Full-Adder: Column of number

#### **Ripple Adder**





### Info in circuit: Initial

• As values in a circuit:

## Info in circuit: After 1st "Sum" update

• As values in a circuit:

 $\begin{array}{rll} 0 & 0 & 1 & 0 & <= Carry i-1 \text{ connected to carry in of } i \\ 1 & 1 & 1 & 1 & <= "A" \\ + & 0 & 0 & 0 & 1 & <= "B" \\ \hline & - & - & - & - \\ 1 & 1 & 1 & 0 & <= "Sum" \end{array}$ 

## Info in circuit: After 2nd "Sum" update

• As values in a circuit:

## Info in circuit: After 3rd "Sum" update

• As values in a circuit:

## Info in circuit: After 3rd "Sum" update

• As values in a circuit:

### JLS Example: 1111+0001

## **Ripple Adder: Total Time**

- $\mathbb N$  bits: Worst case scenario is ripple through all  $\mathbb N$ 
  - If  $\mathcal{T}_c$  is the propagation delay through the Carry =  $\mathbb{N} \circ \mathcal{T}_c$
  - Dictates things like maximum clock cycle for any paths/loops that use addition
  - Lots of things rely on addition!

### **Wikipedia Animation**

#### Studio 4B: Structural Ripple-Carry Adder (And Generate Statement) (And Hardware)

### **Studio 4B: State Machines**

## Verilog FSMs

- Three parts
  - Next state logic (arrows / next state table)
  - State register (active bubble)
  - Output logic (output equations)





# Verilog

```
module divideby3FSM(input logic clk,
                              input logic reset,
output logic q);
    typedef enum logic [1:0] {S0, S1, S2} statetype
    statetype state, nextstate;
    // state register
always ff @(posedge clk, posedge reset)
    if (reset) state <= $0;</pre>
                          state <= nextstate;</pre>
         else
    // next state logic
    always comb
       case (state)
S0:
S1:
                                                                                         CLK
                          nextstate = S1;
nextstate = S2;
                                                                                  | k <u>state</u>
                                                                        Μ
                                                                                            k <sub>state</sub>
                                                                             next
                                                                                          \checkmark
                                                                                                    output
                                                                 inputs -
                                                                                                           - outputs
                                                                             state
            S2: nextstate = S0;
default: nextstate = S0;
                                                                                                     logic
                                                                             logic
       endcase
    // output logic
assign q = (state == S0);
endmodule
```

#### **Chapter 5**

Goal...and pattern...



## X = Y + Z (Using variables)

## X = Y - Z (Using variables)

## X = Y < Z (Using variables)

## X = Y & Z (Using variables)

### **Better (faster) Addition**

### **Carry Look-Ahead**

- Divide large addition into m-bit blocks
  - Within each block, determine if what each column would with a carry-in to the column

• Would it "Generate" a carry? (g)  
• Would it merely "Propagate" the carry? (p)  

$$(P)$$
  
 $(P)$   
 $(P$ 

• Can the carry-out be represented in terms of  $a_x$ ,  $b_x$ ,  $cin_x$ ,  $g_x$  and  $p_x$ ?



#### **Extend "prediction" to block**



$$\begin{split} P_{block} &= P_3 \cdot P_2 \cdot P_1 \cdot P_0 \\ G_{block} &= G_3 + P_3 \cdot (G_2 + (P_2 \cdot (P_1 \cdot G_0))) \end{split}$$

#### **Block "Prediction"**



### **Ripple in 4 block, 16-bit CLA**



## Trade off: Logic vs. Time

- CLA and other tricks (Prefix adder) add logic to reduce time
- Degenerate Case: A look-up table (full sum-of-products equation)
  - How many layers of logic? (nots, ands, ors)?
  - To estimate complexity, how many rows and output columns are in a table to add two, 8-bit numbers?
    - Approximately how many AND gates? Approximately how many OR gates? Estimate the number of inputs that may be needed on OR gates

#### **Subtraction**

- The beauty of 2's complement
  - $A B = A + \overline{B} + 1$



### **Subtraction**

- The beauty of 2's complement
  - $A B = A + \overline{B} + 1$



### Comparisons

• Equality

• ?

- Easy: Are any bits different?
- Equal to zero?

 $\begin{array}{c}
A_n \\
B_n \\
B_n$ 

### Comparisons

- Less than (signed): Is A<B?
- Leverage Subtraction: A<B is equivalent to A-B<0
  - Subtract and check result
    - General: Is A-B negative?
    - But...large numbers can "overflow". Need to consider overflow and signs of A & B

## **ALU: Arithmetic Logic Unit**

- "Heart" of CPU: Does the computation stuff.
  - Basic operations
    - Addition
    - Subtraction
    - Bitwise AND
    - Bitwise OR
    - Comparison (<)



## **ALU: Arithmetic Logic Unit**

- "Heart" of CPU: Does the computation stuff.
  - Basic operations
    - Addition: 000
    - Subtraction: 001
    - Bitwise AND: 010
    - Bitwise OR: 011
    - Comparison (<): 101



## **Other Operations: Shift Left (one place)**

• 
$$2^5 + 2^4 + 2^2 + 2^1 = 54$$

Value	0	0	1	1	0	1	1	0
Place Value	27	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	<b>2</b> <sup>2</sup>	2 <sup>1</sup>	20

• 
$$2^6 + 2^5 + 2^3 + 2^2 = 108$$

Value	0	1	1	0	1	1	0	0
Place Value	27	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	<b>2</b> <sup>2</sup>	2 <sup>1</sup>	20

# Shifting (unsigned / 00 width)

- Left m bits: Equivalent to multiplication by  $2^m$ 
  - Multiplication algorithm is a mix of addition and multiplication by  $b^k$ 
    - Ex: 123 × 12
    - Ex:  $1011_2 \times 11_2$
- Right m bits: Equivalent to division by  $2^m$  and truncation

### Memory

## Memory / Storage

- Common types
  - Static Random Access Memory (SRAM)
  - Dynamic Random Access Memory
  - Read Only Memory (contents can't be easily changed)

## Memory / Storage

- General Approach
  - Store in a 2D grid of elements
  - Call each row a "word"
  - Each row has an index to access the content of the entire row

#### **Memory Structure**



## Memory / Storage

- Concept: Computer programming
  - An Array (List) is a representation of memory
- "Random" : Largely about time to access
  - The "random" means the location doesn't have much impact on access time
  - Vs. "Sequential"

#### **Memory Structure**



### **A Sequential Example**



### **RAM: SRAM vs. DRAM**

### SRAM vs. DRAM

- S = "Static"/Unchanging (well, only changing when requested!)
  - Could be built from D Flip Flops (but similar "self-reinforcing" circuits more likely)
- D = Dynamic: Values fade if not refreshed
- RAM: "Random Access"
  - About performance of reading/updating
  - Time take (propagation delay) does not depend on index requested

### ROM

- Read Only
  - But still "Random Access" performance
- Fixed look-up table. Could be built with combinational logic!
  - Earlier example of "adder" could just be a ROM

### **Reading Memory**



### **ALU Operations**

- Context: X=Y+Z
  - We need places to hold Y, Z, and X.
- Need TWO inputs:
  - need a memory structure that provides 2 values (I.e. dual output ports)
- The "Register File"
- Also supports writing (updating)



JLS Register File (W/ D Flip Flops)

## **Verilog: RISC-V Register File**

endmodule

#### **Big Picture: add x, y, z**



### **FPGA**

- Field Programmable
- Gate Array
  - Lattice iCE40 UP5k: Architecture Overview
    - RAMs, (Dual and Single Port)
    - Look Up Tables (LUTs): 4 inputs
    - D Flip Flops
    - Lots: ~5,000

### Questions

- Chapter fits well with 361S
  - Wait until next chapter...
- Why so many memory types / what are the differences?
  - Evolution over time
  - Different needs: Capacity vs. Need the memory hierarchy

## Questions

- PLA vs. FPGA
  - PLA: (largely) 2-level logic / simple combinational logic
  - FPGA: Array of many programmable blocks with programmable interconnects
    - Can efficiently achieve more than 2-layer logic
    - Memory/storage is inherent (can do full state machine...see hw 4b)